High-performance hardware operators for polynomial evaluation
نویسندگان
چکیده
منابع مشابه
High-performance hardware operators for polynomial evaluation
This paper presents some recent works on hardware evaluation of functions. A method for the automatic generation of high-performance arithmetic operators based on polynomial approximations is described. It deals with the bit-level representation of the polynomial coefficients, the intermediate computations width, the approximation and the rounding errors. The generated operators are small, fast...
متن کاملHardware operators for function evaluation using sparse-coefficient polynomials
This article presents dedicated hardware arithmetic operators for function evaluation. The proposed solution uses polynomial approximations with sparse coefficients which leads to efficient hardware implementations. Up to 2× faster and 8× smaller operators are reported compared to standard implementations. Introduction: Polynomial approximations are widely used in digital systems for function e...
متن کاملHardware compilation for high performance Java processors
High performance on Java applications running on server and desktop machines requires fast execution of Java bytecodes. Such performance can be achieved by Just-In-Time (JIT) compilers, which translate the stack-based bytecodes into register-based machine code on demand. But one crucial problem in Java JIT compilation is the compilation time, which increases the total execution time of an appli...
متن کاملAlgorithms for High Performance Hardware Software Partitioning
Designing embedded systems efficiently has always been of significant interest. This is primarily motivated by the fact that these embedded systems find application in a wide range of fields: industrial automation, commercial electronics, scientific and medical applications, and many more. With the inherent drive towards automation in today’s world, these applications are only ever-increasing. ...
متن کاملGenerating high-performance arithmetic operators for FPGAs
This article addresses the development of complex, heavily parameterized and flexible operators to be used in FPGA-based floating-point accelerators. Languages such as VHDL or Verilog are not ideally suited for this task. The main problem is the automation of problems such as parameterdirected or target-directed architectural optimization, pipeline optimization, and generation of relevant test ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of High Performance Systems Architecture
سال: 2007
ISSN: 1751-6528,1751-6536
DOI: 10.1504/ijhpsa.2007.013288